○ Celeils 罗 Text 23 image 器 HTML

Full

O Details 製 Text Marmage 製 HTML

Full

Th

sul

int

int

fac

CO to

int

20

siv

wł

thr

int

str

res ธนโ

ing

po

the

tio

12

on

(to

m

po:

cei

cei

dis

Cal

ele

to

lar

int

on

SCE

for

tha

the

to

CO

the

ele

int

tre

OD

pπ

tio

CO

ap

bu

the

10

5

Window

FIGS. 4A to 4C illustrate a third embodiment of a semiconductor device to which the present invention is applied.

FIG. 5 shows a circuit board having mounted this embodiment of the semiconductor device.

FIG. 6 shows an electronic instrument having a circuit board on which is mounted this embodiment of the semiconductor device.

## BEST MODE FOR CARRYING OUT THE INVENTION

The present invention is now described in terms of a number of preferred embodiments, with reference to the drawings.

First Embodiment

View

Ø

製

w

\*

٠

Ö

Q

Q

D B

ĸ

2

Œ

•

ø

\*\*

þ

M

a

6

ផ្ទ

Þ

W

W

12

D

Tools

FIGS. 1A to 1C illustrate a first embodiment of a semi- 15 int conductor device to which the present invention is applied. It should be noted that FIG. 1A shows the active surface of the semiconductor chip forming a part of the semiconductor device, FIG. 1B is a sectional view of the semiconductor device, and FIG. 1C shows the surface of the substrate, 20 sul forming a part of the semiconductor device, on which the interconnect pattern is formed. A semiconductor device 1 comprises a semiconductor chip 10 and substrate 20.

The semiconductor chip 10 is for example a DRAM or synchronous DRAM, and has a plurality of electrodes 12. 25 sul The electrodes 12 are disposed concentrated on and around a straight line L. For example, the electrodes 12 can be arranged in a row on the straight line L. The straight line L extends parallel to the longer edges and in the center of the rectangular semiconductor chip 10, but may equally extend 30 be parallel to the shorter edges. The electrodes 12 are commonly of gold formed by plating or wire bonding and tearing out, but may equally be of nickel, solder, or the like.

On the semiconductor chip 10 is provided one or a plurality of bumps 11. The bumps 11 are provided in 35 the positions removed from the straight line L. For example, the bumps 11 may be provided in at least one of the four corners of the semiconductor chip 18. Alternatively, one or a plurality of bumps 11 may be provided in central portions (portions excluding the corners) of the longer edges parallel 40 to the straight line L of the semiconductor chip 10. The bumps 11 are preferably formed of an electrically insulating material. The bumps 11 are resilient and of relatively small form such as to be able to be squashed down, and are preferably for example of approximately the same flat shape 45 lar as the electrodes 12. When the bumps 11 are formed of the same material as the electrodes 12 in the same process, it is preferable to provide an electrical insulating means by covering with an insulating film, for example. In this case also, it is preferable for the bumps 11 to be of sufficiently 50 the small form to be seen as points. The bumps 11 can be formed of approximately the same height as the electrodes 12, but are not limited thereto. The bumps 11 form a support in combination with bumps 21 formed on the substrate 20. The bumps 11 may function as electrodes 12 (may form electri- 55 int cal contacts), and may be connected to other interconnect patterns. This is also true similarly of the embodiments described hereafter.

The substrate 20 may be formed of either an organic or an inorganic material, or may equally be a composite structure 60 thereof. As a substrate 20 formed of an organic material may be cited for example a flexible substrate formed of a polyimide resin. As a substrate 20 formed of an inorganic material may be cited for example a ceramic substrate or glass substrate. As a composite structure of organic and 65 inorganic material may be cited for example a glass epoxy

(15) United States Patent Hashimoto

an Patent No.: (45) Date of Patents

SEMECONDUCTION DEVICE AND MANUFACTURING METHOD THEREOR, CIRCUIT ROARD AND ELECTRONIC EQUIPMENT

Subject to any disclaimer, the term of this paiest is extended or adjusted under 35 U.S.C. 154(6) by 9 days.

(21) Appl No. 3cp. 3, 1959

(86) PCT No.: PCI/JPP%04788

May 15, 2000 PCT Pac. No.: WOOK19518 PCT Pub. Date: App. 6, 2806

Foreign Application Priority Date

12, 1998 (FF) ...... 19-305055 (31)

434/25; 435/250; 257/773 361/765; 361/760; 361/75 (55) Plaid of Search .... 257/778, 351/748, 360, 770 an Chid


U.S. PAIENT DECUMENTS

FOREIGN BATENT DOCUMENTS

6 415 541 A1 3/1562 06-262515 3/1997

Assistant Econiner—Notes Besting (74) Allerkey Agent, or Piert—USE & Bestings FLC

ABSTRACT (37)



O Details 器 Text to image 器 HTML

O Details 野Text 包 Image 管 HTML

O Deteits I 野 Text 包 Image 鹽 HTML

formed on the substrate of the same material

The first bumps can be formed at the

FULL

distanced from the interconnect pattern.

as the interconnect pattern and

same time as the electrodes, and

UNTH 豐 spank 区 wet 薨 slimage

